

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.System Power Map
Page 6	05.Power Sequence/IO Power
Page 7	06.Lower-Speed Bus Map
Page 8	07.USB Controller Configure Table
Page 9	08.PCIE Fun Map
Page 10	10.RK3588_Power/GND
Page 11	11.RK3588_OSC/PLL/PMUIO
Page 12	12.RK3588_DDR Controler
Page 13	13.RK3588_Flash/SD Controller
Page 14	14.RK3588_USB30/USB20 Ctrl
Page 15	15.RK3588_SARADC/1.8 Only GPIO
Page 16	16.RK3588_MIPi Interface
Page 17	17.RK3588_HDMI/eDP Interface
Page 18	18.RK3588_PCIE30/PCIE20/SATA30
Page 19	19.RK3588_1.8V/3.3V GPIO
Page 20	20.Power_DC IN
Page 21	21.Other_Power/RTC
Page 22	22.Power_Pmic1
Page 23	23.Power_Pmic2
Page 24	25.USB20/USB30 Port
Page 25	26.Type-C Port
Page 26	38.DRAM-LPDDR4X_200P_2X32bit
Page 27	40.Flash-eMMC Flash
Page 28	43.Flash-SPI FLASH
Page 29	46.VI-Camera_D/C PHY_RX
Page 30	47.VI-Camera_MIPi_CSI
Page 31	48.VI-HDMI2.0 RX
Page 32	50.VO-HDMI2.1 TX
Page 33	52.VO-VGA Output(RTD2166)
Page 34	55.VO-LCM_MIPi
Page 35	63.WIFI/BT-PCIE_2T2R(AP6275PR3)
Page 36	67.Ethernet-GEPHY_RGMII0
Page 37	68.Pcie to RJ45(RTL8111HS)
Page 38	70.Audio Codec_ES8388
Page 39	81.PCIE-Pcie30_Slot
Page 40	83.SATA-SATA3.0 Slot_7P
Page 41	90.Led
Page 42	92.KEY Array
Page 43	93.Debug Uart/Jtag Port
Page 44	98.Power Test-ADC
Page 45	99.Mark/Hole/Heatsink

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

- NOTE 1:
Component parameter description
1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:
Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.


HINLINK

Project:	H88K_V3.1		
File:	01.Index and Notes		
Date:	Monday, May 06, 2024	Rev:	<Revision>
Designer:	<designer>	Sheet:	1 of 43

[illegible][illegible][illegible]

RK3588 EVB1 Block Diagram


Mean to Interface
Mean to IC




Work LED
Power LED

HINLINK			
Project:	H88K_V3.1		Rev: 00000000
File:	03.Block Diagram		
Date:	Monday, May 06, 2024		
Designer:	<designer>	Rev:	3 of 43

Power Diagram



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC5V0_SYS	PMIC1_BUCK1	6.5A	VDD_GPU_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK2	5A	VDD_NPU_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK3	5A	VDD_LOG_S0		0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK4	3A	VDD_VDENC_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK5	2.5A	VDD_GPU_MEM_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK6	2.5A	VDD_NPU_MEM_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK7	2.5A	VCC_2V0_PLDO_S3		2.0V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK8	2.5A	VDD_VDENC_MEM_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK9	2.5A	VDD2_DDR_S3		1.1V	ON	ON	TBD	TBD
VCC5V0_SYS	PMIC1_BUCK10	2.5A	VCC_1V1_NLDO_S3		1.1V	ON	ON	TBD	TBD
VCC_2V0_PLDO	PMIC1_PLDO1	0.3A	AVCC_1V8_S0		1.8V	ON	OFF	TBD	TBD
	PMIC1_PLDO2	0.3A	VDD1_1V8_DDR_S3		1.8V	ON	ON	TBD	TBD
	PMIC1_PLDO3	0.5A	AVCC_1V8_CODECC_S0		1.8V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC1_PLDO4	0.5A	VCC_3V3_S3		3.3V	ON	ON	TBD	TBD
	PMIC1_PLDO5	0.3A	VCCIO_SD_S0		3.3V	ON	OFF	TBD	TBD
VCC5V0_VCCA	PMIC1_PLDO6	0.3A	VCC_1V8_S3		1.8V	ON	ON	TBD	TBD
	PMIC1_NLDO1	0.3A	VDD_0V75_S3		0.75V	ON	ON	TBD	TBD
VCC_1V1_NLDO	PMIC1_NLDO2	0.3A	VDD2L_0V9_DDR_S3		0.9V	ON	ON	TBD	TBD
	PMIC1_NLDO3	0.5A	VDD_0V75_HDMI_EDP_S0		0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	PMIC1_NLDO4	0.5A	AVDD_0V75_S0		0.75V	ON	OFF	TBD	TBD
	PMIC1_NLDO5	0.3A	VDD_0V85_S0		0.85V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK1	6.5A	VDD_CPU_BIG1_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK2	5A	VDD_CPU_BIG0_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK3	5A	VDD_CPU_LIT_S0		0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK4	3A	VCC_3V3_S0		3.3V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK5	2.5A	VDD_CPU_BIG1_MEM_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK6	2.5A	VDD_CPU_BIG0_MEM_S0		0.75V	OFF	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK7	2.5A	VCC_1V8_S0		1.8V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK8	2.5A	VDD_CPU_LIT_MEM_S0		0.75V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK9	2.5A	VDDQ_DDR_S0		0.6V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_BUCK10	2.5A	VDD_DDR_S0		0.85V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	PMIC2_PLDO1	0.3A	VCC_1V8_CAM_S0		0V	OFF	OFF	TBD	TBD
	PMIC2_PLDO2	0.3A	AVDD1V8_DDR_PLL_S0		1.8V	ON	OFF	TBD	TBD
	PMIC2_PLDO3	0.5A	VDD_1V8_PLL_S0		1.8V	ON	OFF	TBD	TBD
VCC5V0_SYS	PMIC2_PLDO4	0.5A	VCC_3V3_SD_S0		3.3V	ON	OFF	TBD	TBD
	PMIC2_PLDO5	0.3A	VCC_2V8_CAM_S0		0V	OFF	OFF	TBD	TBD
VCC_1V1_NLDO	PMIC2_NLDO1	0.3A	VDD_0V75_PLL_S0		0.75V	ON	OFF	TBD	TBD
	PMIC2_NLDO2	0.3A	VDD_DDR_PLL_S0		0.85V	ON	OFF	TBD	TBD
	PMIC2_NLDO3	0.5A	AVDD_0V85_S0		0.85V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	PMIC2_NLDO4	0.5A	VCC_1V2_CAM_S0		0V	OFF	OFF	TBD	TBD
	PMIC2_NLDO5	0.3A	AVDD_1V2_S0		1.2V	ON	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3 VCC_3V3_S3	3.3V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VDDIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VDDIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_1V8/3V3_S0	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VDDIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VDDIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VDDIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VDDIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V

IO Type	Operating Voltage
1.8V Only	VCCIO*_1V8=1.8V
1.8V or 3.3V	VCCIO*_1V8=1.8V VCCIO*=1.8V or 3.3V

HINLINK

Project: H88K_V3.1

File: 05.Power Sequence/IO Power

Date: Monday, May 06, 2024

Designer: <designer>


HINLINK

Rev: <Revision>


Sheet: 5 of 43

I2C MAP

RK3588




UART MAP




USB Controller Configure Table

Controller Name	Pin Name	Type-C Function	DPx4Lane Function		USB30 HOST+DPx2Lane Function		USB20 HOST+DPx2Lane Function		USB20 HOST+DPx4Lane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB30 OTG0 Device or Host	TYPEC0_SBU1/DP0_AUXP TYPEC0_SBU2/DP0_AUXN	TYPEC0_SBU1 TYPEC0_SBU2	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN	DP0_AUXP DP0_AUXN
	TYPEC0_SSRX1P/DP0_TX0P TYPEC0_SSRX1N/DP0_TX0N	TYPEC0_SSRX1P TYPEC0_SSRX1N	DP0_TX0P DP0_TX0N	DP0_TX2P DP0_TX2N	TYPEC0_SSRX1P TYPEC0_SSRX1N	DP0_TX0P DP0_TX0N	DP0_TX0P DP0_TX0N		DP0_TX0P DP0_TX0N	DP0_TX2P DP0_TX2N
	TYPEC0_SSTX1P/DP0_TX1P TYPEC0_SSTX1N/DP0_TX1N	TYPEC0_SSTX1P TYPEC0_SSTX1N	DP0_TX1P DP0_TX1N	DP0_TX3P DP0_TX3N	TYPEC0_SSTX1P TYPEC0_SSTX1N	DP0_TX1P DP0_TX1N	DP0_TX1P DP0_TX1N		DP0_TX1P DP0_TX1N	DP0_TX3P DP0_TX3N
	TYPEC0_SSRX2P/DP0_TX2P TYPEC0_SSRX2N/DP0_TX2N	TYPEC0_SSRX2P TYPEC0_SSRX2N	DP0_TX2P DP0_TX2N	DP0_TX0P DP0_TX0N	DP0_TX2P DP0_TX2N	TYPEC0_SSRX2P TYPEC0_SSRX2N		DP0_TX2P DP0_TX2N	DP0_TX2P DP0_TX2N	DP0_TX0P DP0_TX0N
	TYPEC0_SSTX2P/DP0_TX3P TYPEC0_SSTX2N/DP0_TX3N	TYPEC0_SSTX2P TYPEC0_SSTX2N	DP0_TX3P DP0_TX3N	DP0_TX1P DP0_TX1N	DP0_TX3P DP0_TX3N	TYPEC0_SSTX2P TYPEC0_SSTX2N		DP0_TX3P DP0_TX3N	DP0_TX3P DP0_TX3N	DP0_TX1P DP0_TX1N
USB20 OTG0 Device or Host	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM			TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM	TYPEC0_USB20_OTG_DP TYPEC0_USB20_OTG_DM
USB30 OTG1 Device or Host	TYPEC1_SBU1/DP1_AUXP TYPEC1_SBU2/DP1_AUXN	TYPEC1_SBU1 TYPEC1_SBU2	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN	DP1_AUXP DP1_AUXN
	TYPEC1_SSRX1P/DP1_TX0P TYPEC1_SSRX1N/DP1_TX0N	TYPEC1_SSRX1P TYPEC1_SSRX1N	DP1_TX0P DP1_TX0N	DP1_TX2P DP1_TX2N	TYPEC1_SSRX1P TYPEC1_SSRX1N	DP1_TX0P DP1_TX0N	DP1_TX0P DP1_TX0N		DP1_TX0P DP1_TX0N	DP1_TX2P DP1_TX2N
	TYPEC1_SSTX1P/DP1_TX1P TYPEC1_SSTX1N/DP1_TX1N	TYPEC1_SSTX1P TYPEC1_SSTX1N	DP1_TX1P DP1_TX1N	DP1_TX3P DP1_TX3N	TYPEC1_SSTX1P TYPEC1_SSTX1N	DP1_TX1P DP1_TX1N	DP1_TX1P DP1_TX1N		DP1_TX1P DP1_TX1N	DP1_TX3P DP1_TX3N
	TYPEC1_SSRX2P/DP1_TX2P TYPEC1_SSRX2N/DP1_TX2N	TYPEC1_SSRX2P TYPEC1_SSRX2N	DP1_TX2P DP1_TX2N	DP1_TX0P DP1_TX0N	DP1_TX2P DP1_TX2N	TYPEC1_SSRX2P TYPEC1_SSRX2N		DP1_TX2P DP1_TX2N	DP1_TX2P DP1_TX2N	DP1_TX0P DP1_TX0N
	TYPEC1_SSTX2P/DP1_TX3P TYPEC1_SSTX2N/DP1_TX3N	TYPEC1_SSTX2P TYPEC1_SSTX2N	DP1_TX3P DP1_TX3N	DP1_TX1P DP1_TX1N	DP1_TX3P DP1_TX3N	TYPEC1_SSTX2P TYPEC1_SSTX2N		DP1_TX3P DP1_TX3N	DP1_TX3P DP1_TX3N	DP0_TX1P DP0_TX1N
USB20 OTG1 Device or Host	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM			TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM	TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM
USB30 OTG2 Device or Host			OPTION1 USB30 HOST		OPTION2 USB30 HOST		Note: DP Lane swap enable 0:Lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N 1:Lane0/1/2/3 TxData mapping to Lane2/3/0/1 TXDP/N			
	PCIE20_2_TXP/SATA30_2_TXP/USB30_2_SSTXP		USB30_2_SSTXP USB30_2_SSTXN		USB30_2_SSTXP USB30_2_SSTXN					
	PCIE20_2_TXN/SATA30_2_TXN/USB30_2_SSTXN									
	PCIE20_2_RXP/SATA30_2_RXP/USB30_2_SSRXP		USB30_2_SSRXP USB30_2_SSRXN		USB30_2_SSRXP USB30_2_SSRXN					
USB20 HOST0	USB20_HOST0_DP USB20_HOST0_DM		USB20_HOST0_DP USB20_HOST0_DM							
	USB20_HOST1_DP USB20_HOST1_DM				USB20_HOST1_DP USB20_HOST1_DM					
					TYPEC1_USB20_OTG_DP TYPEC1_USB20_OTG_DM					


USB3.0/DP1.4 Lane Diagram




TYPE-C Connector Diagram




PCIe3.0 REFCLK



PCIe2.0 REFCLK



PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO
	OPTION	CLK LANE	DATA LANE	
PCIE30X4 RC & EP	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0	PCIE30X4_CLKREQ_M* PCIE30X4_WAKEN_M* PCIE30X4_PERSTN_M* PCIE30X4_BUTTON_RSTN
	OPTION2	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0 PCIE30_PORT0_TX1 PCIE30_PORT0_RX1	
	OPTION3	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT0_TX0 PCIE30_PORT0_RX0 PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT0_TX1 PCIE30_PORT0_RX1 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIE30X2 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0	PCIE30X2_CLKREQ_M* PCIE30X2_WAKEN_M* PCIE30X2_PERSTN_M* PCIE30X2_BUTTON_RSTN
	OPTION2	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX0 PCIE30_PORT1_RX0 PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	
PCIE30X1_0 RC	OPTION1	PCIE30_PORT0_REF_CLKP PCIE30_PORT0_REF_CLKN	PCIE30_PORT0_TX1 PCIE30_PORT0_RX1	PCIE30X1_0_CLKREQ_M* PCIE30X1_0_WAKEN_M* PCIE30X1_0_PERSTN_M* PCIE30X1_0_BUTTON_RSTN
	OPTION2	PCIE20_1_REFCLKP PCIE20_1_REFCLKN	PCIE20_1_TXP PCIE20_1_TXN PCIE20_1_RXP PCIE20_1_RXN	
PCIE30X1_1 RC	OPTION1	PCIE30_PORT1_REF_CLKP PCIE30_PORT1_REF_CLKN	PCIE30_PORT1_TX1 PCIE30_PORT1_RX1	PCIE30X1_1_CLKREQ_M* PCIE30X1_1_WAKEN_M* PCIE30X1_1_PERSTN_M* PCIE30X1_1_BUTTON_RSTN
	OPTION2	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TXP PCIE20_2_TXN PCIE20_2_RXP PCIE20_2_RXN	
PCIE30X1_2 RC	OPTION1	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TXP PCIE20_0_TXN PCIE20_0_RXP PCIE20_0_RXN	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN

Note:

PCIE30_PORT*_REF_CLKP/N is input gpio

PCIE20_*_REFCLKP/N is output or input gpio

Note:


M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1, So, Only use one at the same time.

PCIe/SATA Function Combination

Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	5(RC)	2
Option13	0	0	4(RC)	3


HINLINK



Project:	H88K_V3.1	
File:	08.PCIE Fun Map	
Date:	Monday, May 06, 2024	Rev: <Revision>
Designer:	<designer>	Sheet: 8 of 43




RK3588_E (OSC/PLL/PMUIO1/2)

RK3588_F (PMUIO2)






RK3588_C (EMMCIO Domain)



RK3588_D (VCCIO2 Domain)



HINLINK			
Project:	H88K_V3.1		Rev: <Revision>
File:	12.RK3588_Flash/SD Controller		
Date:	Tuesday, June 25, 2024	Sheet:	12 of 43
Designer:	<designer>		


RK3588 M (TYPEC/DP)



USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	DP_TX_Lane0-3
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1


RK3588_L (USB2.0 HOST/OTG)




Note:

The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETpin voltage range $\leq 3.3V$.

RK3588_Q/R(MIPI_D/C_PHY0/1)



RK3588_P(MIPI_CSI_RX_PHY)



MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1


Note:
When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

Note:
Merge the two mipi csi's power need 1X105+1X104 cap.

RK3588_N (PCIE20)

CLK Differential Pair:
100 Ohm±10%
DATA Differential Pair:
PCIE20: 85 Ohm±10%
SATA30: 100 Ohm±10%
USB30: 90ohm±10%




Note:
Merge the two mipi csi's power
need 1X105+1X104 cap.

RK3588_O (PCIE30)


Note:
Only PCIE30 Controller 0
support RC and EP,Other
controller only support RC
Mode.

CLK Differential Pair:
100 Ohm±10%
DATA Differential Pair:
PCIE30: 85 Ohm±10%



HINLINK			
Project:	H88K_V3.1	Rev:	<Revision>
File:	17.RK3588_PCIE30/PCIE20/SATA30	Sheet:	17 of 43
Date:	Tuesday, June 25, 2024		
Designer:	<designer>		


RK3588_J (VCCIO5 Domain)



RK3588_K (VCCIO6 Domain)




RK3588_I (VCCIO4 Domain)




PMIC RK806-1 BUCK


>>>PMIC_SPI_CS 10
 >>>PMIC_SPI_MOSI 10
 >>>PMIC_SPI_CLK 10
 >>>PMIC_PWD_CTLB1 10
 >>>PMIC_PWD_CTLB2 10
 >>>PMIC_PWD_CTLB3 10
 >>>PMIC_INT_1 10
 >>>RESET_1 10,36
 >>>PWRON_L 36
 >>>PMIC_EXT_EN_OUT 20





PMIC RK806-1 Management




PMIC RK806-1 LDO



LPDDR4/4X




eMMC FLASH



HINLINK			
Project:	H88K_V3.1	 HINLINK	
File:	22.Flash-eMMC Flash EVB1		
Date:	Tuesday, June 25, 2024	Rev:	<Revision>
Designer:	<designer>	Sheet:	22 of 43

MIPI D/C PHY0 CSI_RX







MIPI D/C PHY1 CSI_RX



MIPI-CSI0_RX


MIPI-CSI1_RX

Type-C PORT






HINLINK			
Project:	H88K_V3.1	 HINLINK	
File:	24.PD-TYPE-C		
Date:	Tuesday, June 25, 2024		
Designer:	<designer>		
Rev:	<Revision>	Sheet:	24 of 43

HDMI2.0 RX



$C_j \leq 0.4\text{pF}$




HPD:
Sink Side: Require output, Min 2.4V; Max 5.3V
Source Side: Require input and Detection.
Min 2.0V, Max: 5.3V.


HINLINK			
Project:	H88K_V3.1	 HINLINK	
File:	25.VI-HDMI2.0 RX		
Date:	Tuesday, June 25, 2024	Rev:	<Revision>
Designer:	<designer>	Sheet:	25 of 43

HDMI TX0


- >>> HDMI_TX_SBDP 16
- >>> HDMI_TX_SBDN 16
- >>> HDMI_TX0P_PORT 16
- >>> HDMI_TX0N_PORT 16
- >>> HDMI_TX1P_PORT 16
- >>> HDMI_TX1N_PORT 16
- >>> HDMI_TX2P_PORT 16
- >>> HDMI_TX2N_PORT 16
- >>> HDMI_TX3P_PORT 16
- >>> HDMI_TX3N_PORT 16
- <<< HDMI_TX0_SDA_M0 18
- <<< HDMI_TX0_SCL_M0 18
- <<< HDMI_TX0_CEC_M0 18
- <<< HDMI_TX0_HPDIN_M0 18




HDMI TX eARC



HDMI TX CEC




Cj<=0.2pF




HDMI TX1


- >>> HDMI1_TX_SBDP 16
- >>> HDMI1_TX_SBDN 16
- >>> HDMI1_TX0P_PORT 16
- >>> HDMI1_TX0N_PORT 16
- >>> HDMI1_TX1P_PORT 16
- >>> HDMI1_TX1N_PORT 16
- >>> HDMI1_TX2P_PORT 16
- >>> HDMI1_TX2N_PORT 16
- >>> HDMI1_TX3P_PORT 16
- >>> HDMI1_TX3N_PORT 16
- <<< HDMI_TX1_SDA_M1 18
- <<< HDMI_TX1_SCL_M1 18
- <<< HDMI_TX1_CEC_M2 18
- <<< HDMI_TX1_HPDIN_M0 18




HDMI TX eARC



HDMI TX CEC




Cj<=0.2pF





HINLINK			
Project:	H88K_V3.1	 HINLINK	
File:	26.VO-HDMI2.1 TX		
Date:	Tuesday, June 25, 2024	Rev:	<Revision>
Designer:	<designer>	Sheet:	26 of 43

PCIe WIFI6/BT Module-2T2R




Project:	H88K_V3.1	 HINLINX	
File:	28.WIF/BT-M2		
Date:	Tuesday, June 25, 2024	Rev:	<Revision>
Designer:	<designer>	Sheet:	28 of 43

GMACO_TXD0 14
GMACO_TXD1 14
GMACO_TXD2 14
GMACO_TXD3 14
GMACO_TXEN 14
GMACO_TXCLK 14
GMACO_RXD0 14
GMACO_RXD1 14
GMACO_RXD2 14
GMACO_RXD3 14
GMACO_RXDV_CRS 14
GMACO_RXCLK 14
GMACO_MCLKINOUT 14
GMACO_MDC 14
GMACO_MDIO 14
GMACO_RSTn_L_GPIO4_B3 18




VCCIO_PHY0=3.3V	DNP	22R	Default
VCCIO_PHY0=1.8V	120R	100R	

PHY0_LED2/CFG_LD01 30
PHY0_LED1/CFG_LD00 30
PHY0_MD13- 30
PHY0_MD13+ 30
PHY0_MD12- 30
PHY0_MD12+ 30
PHY0_MD11- 30
PHY0_MD11+ 30
PHY0_MD10- 30
PHY0_MD10+ 30



VCC_PHY0_IO Voltage Config



PHY Address Config

PHY Address PHYAD[2:0]
1 (default) 3'b001






Enable 2ns
Pull-up for additional 2ns delay to RXC for data latching



Pull-up for additional 2ns delay to TXC for data latching





Pull-up to disable PLL @ ALDPS mode(Low power mode)



Rockchip Confidential


RGMI Power Source	CFG EXT	CFG LDO[1:0]
External 3.3V	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V (default)	1'b0	2'b10



HINLINK


Project:	H88K_V3.1	Rev:	<Revision>
File:	29.RTL8211F	Sheet:	29 of 43
Date:	Tuesday, June 25, 2024		
Designer:	<designer>		


PCIE TO RJ45



PCIe3.0 x 4 Slot

M2 PCIe SSD





HINLINK			
Project:	H88K_V3.1	 HINLINK	
File:	33.NAND_Flash		
Date:	Tuesday, June 25, 2024	Rev:	<Revision>
Designer:	<designer>	Sheet:	33 of 43

U24

1 2 3 4 5 6 7 8

NC1 VCC NC4 NC3 GND SDA

12C2_SCL_M0 12C2_SDA_M0

NA

SOP8_6R20X5R00X1R75

加密IC位置




VCC_3V3

10 20 27 34

10 20 27 34

NA

SC0201




HINLINK

Project:	H88K_V3.1	
File:	35.SDIO_TF	
Date:	Tuesday, June 25, 2024	Rev: <Revision>
Designer:	<designer>	Sheet: 35 of 43

KEY


回复出厂配置



Note:


If BOOT_SARADC_IN0=0V after power-on reset,
then system will enter into Maskrom mode.


LED




HINLINK

Project:	H88K_V3.1	 HINLINK
File:	36.KEY_Array	
Date:	Tuesday, June 25, 2024	Rev: <Revision>
Designer:	<designer>	Sheet: 36 of 43







12-24V/3A DCIN




VCC3V3_SYS



VCC_5V0 FOR USB+5V Device




VCC4V0_SYS



HINLINK			
Project:	H88K_V3.1		38 of 43
File:	38.POWER_IN		
Date:	Tuesday, June 25, 2024		
Designer:	<designer>		


USB3.0 HUB

HUB30_RESET 18,39




HUB_POWER

负载电流 Imax=600 m A




HINLINK


Project:	H88K_V3.1	Rev:	<Revision>
File:	39.USB_HUB	Sheet:	39 of 43
Date:	Tuesday, June 25, 2024		
Designer:	<designer>		





USB3.0 HOST PORT




USB3.0 HOST PORT







12V->3.8V




4G/5G SIM1 CARD




M2_NGFF-4G/5G



4G/5G SIM2 CARD





HINLINK			
Project:	H88K_V3.1	 HINLINK	
File:	43.MARK/HOLE		
Date:	Tuesday, June 25, 2024	Rev:	<Revision>
Designer:	<designer>	Sheet:	43 of 43